P. Chappel Associates, Inc.
  • HOME
  • JOB SEEKERS
    • TECHNOLOGY JOBS
    • CYBER SECURITY JOBS
    • OTHER JOBS
  • EMPLOYERS
  • RESOURCES
  • ABOUT US
  • CONTACT US
Menu
  • HOME
  • JOB SEEKERS
    • TECHNOLOGY JOBS
    • CYBER SECURITY JOBS
    • OTHER JOBS
  • EMPLOYERS
  • RESOURCES
  • ABOUT US
  • CONTACT US

Physical Design Engineer

  • Technology
  • ASIC
  • Physical Design
  • Physical Design Engineer

Physical Design Engineer

  • ASIC, Physical Design, Technology

Physical Design Engineer – Santa Clara, California

Permanent position – $120K-$160K base salary

Unique opportunity to join an established international company in their North America expansion. Working from the NA headquarters, you will have the ability to be an impact player working with some other exceptionally talented people. The Physical Design Engineer will be responsible for the entire product design lifecycle.

Duties include:
Actively participate and contribute in technical and schedule discussions with customers, colleagues, and managers.
Chip Level Floor planning
Placement
Clock Tree Synthesis
Optimization
Routing
Parasitic Extraction
Static Timing Analysis
Power consumption Analysis
IR drop / Emig /DvD analysis
Physical Verification and Sign Off
Multiple P&R blocks to benchmark QOR
Work closely and collaborate with frontend and integration teams to ensure successful tape outs
Meet deliverables within the allotted deadlines

Qualifications include:
BSEE. MSEE preferred.
5-10 years of experience in cutting edge submicron physical design flows.
Experience in Physical Design Implementation which includes Floorplan, Chip Partitioning, Power mesh, Clock Tree, Physical optimization, Place and Route, STA, Timing closure, Power analysis and Physical Verification.
Experience in both Flat and Hierarchical layout.
Experience with tape out designs in 28nm and 16nm/12nm technology node.
Hands on experience ICC2 and Innovus.
Calibre or ICV physical verification tool experience for DRC/LVS/ERC/ANT.
Good understanding of ASIC Front-End Design.
Good interpersonal and communication skills.
Japanese language skills a plus.

I'm interested!

ASIC CA physical design Santa Clara Silicon Valley
Share this post
Previous
Next
Related Posts

FPGA Manager

AI, Machine Learning Engineers and Managers

Lead Project Engineer

FPGA Engineers

node.js Developers

Categories

  • AI
  • analog
  • application development
  • applications security
  • architect
  • ASIC
  • bare metal programming
  • blockchain
  • C programming
  • C++
  • computer vision
  • CSS
  • cyber security
  • cyber threat intelligence
  • cybercurrency
  • data analytics
  • design
  • Developer
  • digital
  • embedded development
  • engineer
  • field engineer
  • field service
  • field technician
  • Firmware
  • FPGA
  • Hardware
  • HPC
  • HTML
  • Human Resources
  • Human Resources
  • IAM
  • Identity & Access mangement
  • incident response
  • java developer
  • javascript
  • LiDAR
  • Linux
  • Machine Learning
  • management
  • management
  • microcontroller
  • network & infrastructure architecture
  • networking
  • NLP
  • node.js
  • Other Jobs
  • penetration testing
  • Physical Design
  • Program Manager
  • Python
  • RF
  • Risk Assessment
  • security
  • security analyst
  • Security Operations Center (SOC)
  • SIEM
  • SoC (System on a Chip)
  • software engineer
  • Software Engineering
  • Solutions Engineer
  • SQA
  • Systems Administration
  • systems administration
  • team leadership
  • Technology
  • test
  • threat monitoring
  • UI/UX
  • Uncategorized
  • verification
  • windows

Recent Postings

FPGA Manager

February 15, 2020

AI, Machine Learning Engineers and Managers

February 15, 2020

Lead Project Engineer

February 15, 2020

Solutions Engineer

October 29, 2019

Archives

  • February 2020
  • October 2019
  • September 2019
  • July 2019
  • June 2019
  • May 2019
  • September 2018
  • August 2018
  • July 2018
  • June 2018
  • May 2018
  • March 2018

Tags

agile AI algorithms applications development application security ASIC atlanta GA big data C CA computer architecture C programming cyber security data structures design embedded embedded software development engineer fpga georgia HPC information security linux linux drivers linux kernel development management multi-processor multithreading networking networks network security new jersey new york city NJ ny Open MP parallel programming Philadelphia python Silicon Valley SOC software software engineer software engineer high performance computing start up

Contact Info

  • 5 Lyons Mall Basking Ridge, NJ 07920
  • Phone:908-604-0313
  • Email: info@pchappel.com
    Web: https://www.linkedin.com/in/philchappel/

P. Chappel Associates, Inc.

  • HOME
  • JOB SEEKERS
    • TECHNOLOGY JOBS
    • CYBER SECURITY JOBS
    • OTHER JOBS
  • EMPLOYERS
  • RESOURCES
  • ABOUT US
  • CONTACT US
© Copyright 2019 P. Chappel Associates, Inc.